


Vivekanand College, Kolhapur
(An Empowered Autonomous Institute)
Department of Electronics
Internal Examination Notice

Date: 05/03/2026

All students of B.Sc. Part - I are hereby informed that their internal examination for Semester - II will be conducted in offline mode as per the schedule.

Paper Code	Section Title	Marks	Date	Time
2DSC03ELE21	Analog Electronics	10	13/03/2026	03:00 PM
2DSC03ELE22	Digital Electronics	10	13/03/2026	03:30 PM



(Prof. Dr. C. B. Patil)

HEAD
DEPARTMENT OF ELECTRONICS
VIVEKANAND COLLEGE, KOLHAPUR
(EMPOWERED AUTONOMOUS)


Shri Swami Vivekanand Shikshan Sanstha's
VIVEKANAND COLLEGE, KOLHAPUR
 (An Empowered Autonomous Institute)
Electronics Internal Exam Attendance
CLASS : B.Sc PART - I (NEP 2.0) SEM II 2025-2026

Date: 13/03/2026

Sr. No.	Roll No	Name of Students	2DSC03ELE21	2DSC03ELE222
1	7233	ANGANE DIVYA SHAMRAV	AB	AB
2	7234	BAGWAN HEENA HANJALA	<u>Bagwan</u>	<u>Bagwan</u>
3	7235	BODAKE SANIKA SATISH	<u>Banika</u>	<u>Banika</u>
4	7236	CHANDANSHIVE SIDDHARTH SANTOSH	<u>Chandanshive</u>	<u>Chandanshive</u>
5	7237	DARAGADE SRUSHTI SURESH	<u>S.S. Daragade</u>	<u>S. S. Daragade</u>
6	7238	GAIKWAD SHIVTEJ SACHIN	<u>Gaikwad</u>	<u>Gaikwad</u>
7	7240	GAVADE DIPAK BIKAJI	<u>Dhude</u>	<u>Dhude</u>
8	7241	GURAV ONKAR MAHESH	AB	AB
9	7244	JAHDAY PARTH PRAKASH	AB	AB
10	7245	JARALI ABHAY SHANKAR	<u>AJali</u>	<u>AJali</u>
11	7246	KAMBLE HARSHAD GANPATI	<u>Kamble</u>	<u>Kamble</u>
12	7247	KHARAPE ARJUN BAJARANG	AB	AB
13	7249	LAGARE AKASH ANANDA	AB	AB
14	7250	LOHAR SUSHANT SUBHASH	AB	AB
15	7251	MALI VIJAY HANAMANT	AB	AB
16	7252	MIRJE KAIVALYA ABHINANDAN	<u>Mirje</u>	<u>Mirje</u>
17	7253	MULANI TAHIRHUSSAIN RAJU	AB	AB
18	7254	PAGARE SARTHAK SANJAY	AB	AB
19	7255	PANDIT ADITYA MAHADEV	<u>Pandit</u>	<u>Pandit</u>




Sr. No.	Roll No	Name of Students	Date: 13/03/2026	
			2DSC03ELE21	2DSC03ELE222
20	7256	PATIL PRATHMESH SATISH	<u>P. Patil</u>	<u>P. Patil</u>
21	7257	PATIL VIGHNESH NARAYAN	<u>P. Patil</u>	<u>P. Patil</u>
22	7258	PATIL SAHIL DAGADU	AB	AB
23	7259	POWAR MANDAR PRATAP	AB	AB
24	7260	RAUT ANIKET SATISH	AB	AB
25	7261	SHAH NAMIT RAJENDRA	<u>N. Shah</u>	<u>N. Shah</u>
26	7263	TEVARE ADITI SADASHIV	AB	AB
27	7264	PATIL ADITI SAHEBRAO	<u>A. Patil</u>	<u>A. Patil</u>
28	7268	PATIL KSHITIJ RAVINDRA	<u>K. Patil</u>	<u>K. Patil</u>
29	7283	ANGAJ OM LAHU	AB	AB
30	7284	BAVADEKAR ARYAN ANANDA	<u>A. Bavadekar</u>	<u>A. Bavadekar</u>
31	7285	BHALEKAR JANHAVI SANDEEP	<u>J. Bhalakar</u>	<u>J. Bhalakar</u>
32	7286	BIRANJE SUYASH UDAY	<u>S. Biranje</u>	<u>S. Biranje</u>
33	7287	DEMANNA PIYUSH SURESH	<u>P. Demanna</u>	<u>P. Demanna</u>
34	7288	GHADAGE ATHARV RAJESH	<u>A. Ghadage</u>	<u>A. Ghadage</u>
35	7289	JADHAV PARAS RAMDAS	<u>P. Jadhav</u>	<u>P. Jadhav</u>
36	7290	MANE SHREYASH YUVRAJ	<u>S. Mane</u>	<u>S. Mane</u>
37	7291	MANE TUSHAR SANTOSH	<u>S. Mane</u>	<u>S. Mane</u>
38	7292	MOMIN MAHAMMADANAS ASHPAK	<u>A. Momin</u>	<u>A. Momin</u>
39	7293	PATIL ANIKET NAMDEV	<u>A. Patil</u>	<u>A. Patil</u>
40	7294	PRABHU OM YASHWANT	<u>P. Prabhu</u>	<u>P. Prabhu</u>
41	7296	AGALE SAMRUDDHI HINDURAV	<u>S.H. Agale</u>	<u>S.H. Agale</u>



Sr. No.	Roll No	Name of Students	Date: 13/03/2026	
			2DSC03ELE21	2DSC03ELE222
42	7297	AWATE SARVASVI SWAPNIL	<u>Saravate</u>	<u>Saravate</u>
43	7298	BEDAGE SAMRUDDHI SANJAY	<u>Bedage</u>	<u>Bedage</u>
44	7299	DESHINGE VASUNDHARA MARUTI	<u>Deshing</u>	<u>Deshing</u>
45	7300	HAJGULKAR SALONI SURESH	AB	AB
46	7301	HEBBALI RITISHA SANTOSH	AB	AB
47	7302	JADHAV SANJANA ASHWIN	<u>Jadhav</u>	<u>Jadhav</u>
48	7303	KALANTRE PRANALI SARJERAO	<u>Trunk</u>	<u>Trunk</u>
49	7304	PATIL MANALI DEVAPPA	<u>Patil</u>	<u>Patil</u>
50	7305	PATIL SANSKRUTI DHIRAJ	<u>Sanskriti</u>	<u>Sanskriti</u>
51	7307	SATALE PRAGATI UTTAM	<u>Pragatale</u>	<u>Pragatale</u>
52	7308	TAMBOLI MARIYA RIYAJ	<u>MA</u>	<u>MA</u>
53	7309	WADKAR NIKITA VISHWAS	<u>NW</u>	<u>NW</u>
54	7310	WARKARI SRUSHTI DAGADU	<u>Dnarkari</u>	<u>Dnarkari</u>
55	7311	BARGE ABHILASHA BAJIRAO	<u>A.B. Barge</u>	<u>A.B. Barge</u>
56	7313	BHINGARDE AARYA SANTOSH	<u>A.S. Bhingarde</u>	<u>As Bhingarde</u>
57	7314	BHOSALE NAMRATA NANDKUMAR	<u>Bhosale</u>	<u>Bhosale</u>
58	7315	DAVARI SURAJ EKNATH	<u>SBwari</u>	<u>SBwari</u>
59	7316	GAVALI JANHAVI TANAJI	<u>J.T. Gavali</u>	<u>J.T. Gavali</u>
60	7317	JAMDAR JYOTIRAJ INDRAJIT	<u>Jamdar</u>	<u>Jamdar</u>
61	7318	KORANE SHRAVANI SAKHARAM	<u>Shravani</u>	<u>Shravani</u>
62	7319	MACHALE VIRAJ SANGRAM	<u>Ymchelle</u>	<u>Ymchelle</u>
63	7320	PATEL RUHI HARESH	<u>R.Patel</u>	<u>R.Patel</u>



Sr. No.	Roll No	Name of Students	Date: 13/03/2026	
			2DSC03ELE21	2DSC03ELE222
64	7321	PATIL NAKSHATRA SAMADHAN	<u>Patil</u>	<u>Patil</u>
65	7322	PATIL PRASANNA HARISHCHANDRA	<u>Patil</u>	<u>Patil</u>
66	7323	PATIL SHREYASH MARUTI	S.M.P	S.M.P
67	7324	PATIL VEDIKA DEEPAK	<u>Patil</u>	<u>Patil</u>
68	7325	PEDNEKAR ASMITA BABURAO	<u>Pednekar</u>	<u>Pednekar</u>
69	7326	TAMHANEKAR ARPITA DHANAJI	<u>Arpita</u>	<u>Arpita</u>
70	7327	TIKUDAVE SIDDHI NILESH	<u>S.N.T</u>	<u>S.N.T</u>
71	7497	PATIL AYUSH ASHOK	AB	AB
72	7562	PATIL KETKI AMIT	<u>Ketki</u>	<u>Ketki</u>
73	7566	JADHAV SHUBHAM RAJENDRA	AB	AB
74	7569	GUJAR VEDIKA DHANAJI	<u>Vedika</u>	<u>Vedika</u>
75	7571	PATIL KEDAR BABASO	AB	AB
76	7573	PATIL ATHARV DATTATRAYA	AB	AB
77	7579	KADAM PAWAN BAJIRAV	AB	AB
78	7583	NIGADE PARTH MANOHAR	AB	AB
79	7588	MUSHRIF ALFIYA KAMAAL	<u>Mushrif</u>	<u>Mushrif</u>
80	7593	SAVANT PIYUSH PUNDALIK	AB	AB
81	7595	NIGADE HARSHVARDHAN RAVIRAJ	AB	AB
82	7606	MALAI SHREYA SHANKAR	<u>Malai</u>	<u>Malai</u>



VIVEKANAND COLLEGE, KOLHAPUR

(AN EMPOWERED AUTONOMOUS INSTITUTE)

Class: B.Sc.-I, Semester-II,

Subject and Course code: Analog Electronics- II 2DSC03ELE21

Time:

Date:-13/03/2025

Marks: 10

Q.1. Select the correct alternative

(2)

i. A transistor is a operated device

a) current

b) voltage

c) both voltage and current

d) none of the above

ii. The emitter of a transistor is doped

a) lightly

b) heavily

c) moderately

d) none of the above

Q.2 .Attempt any Two (Four mark each)

(8)

1) Explain Common Emitter configuration.

2) Define α and β ? Derive the relation between them.

3) Explain construction and working of PNP transistor.

4) Explain construction and working of NPN transistor



VIVEKANAND COLLEGE, KOLHAPUR
(AN EMPOWERED AUTONOMOUS INSTITUTE)

Class: B.Sc.-I, Semester-II,

Subject and Course code Digital Electronics- II 2DSC03ELE22

Time: Date:-13/03/2025

Marks: 10

Q.1. Select the correct alternative

(2)

1. Positive edge-triggered flip-flop changes its state when _____.
a) Low-to-high transition of clock b) High-to-low transition of clock
c) Enable input (EN) is set d) Preset input (PRE) is set
2. When the set is disabled (0) and reset is enabled (1) in S-R flip flop then the output will be _____.
a) set b) reset
c) no change d) indeterminate

Q.2. Attempt any two (Four marks each)

(8)

1. Explain working of clocked RS flip-flop with logic diagram and truth table
2. Describe the working of JK flip flop with circuit diagram and truth table
3. Describe the working of D flip flop with circuit diagram and truth table
4. Explain the Master-Slave Flip-Flop with proper logic diagram. How it overcome the race condition of J-K flip-flop



Name :- Acharya Mahadev Pandit.



॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

VIVEKANAND COLLEGE, KOLHAPUR

(An Empowered Autonomous Institute)

AssignmentStudent's Sign : Acharya

Seat No./ Roll No. : 7255

Seat No./ Roll No. Seven two
In words five five
06596

08/10

प्र. क्र.
Q. No.Digital Electronics

Q.1

Q1] positive edge triggered flip-flop changes its state when

→ (a) low-to-high transition of clock

Q2] when the set is disabled (0) and reset is enabled (1) in S-R flip-flop then the output will be

→ (b) Reset.



प्र. क्र.
Q. No.

27


J-K flip-flop
∴ construction

1. when $J=0$ & $K=0$ the output remains unchanged

2. when $J=0$ & $K=1$ the flip-flop resets ($Q=0$).

3. when $J=1$ & $K=0$ the flip-flop sets ($Q=1$).

4. when $J=1$ & $K=1$ the output toggling (becomes 0 & 1 become 0)



CLR	Input		Output
	J	K	Q_{n+1}
0			
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	toggling



04

Section

Q. No.


Marks

-2

प्र. क्र.


Q. No.

87



CLK	D	S	R	Q	Q̄
0	x	0	0	Q _n	Q̄ _n
1	1	1	0	1	0
1	0	0	1	0	1

- the D flip flop is used to store high (1) bit or (0) low bit it is a solution to avoid for hidden state of flip flop
- It's constructed by adding a not gate and only D as signal



- when clock = 0 both AND gate is disable. $\therefore S=0$ & $R=0$ i.e. the flip-flop goes to last state $Q_{n+1} = Q$.

- when clock = 1, there are two conditions.

1] where $D=1$

the upper is enable AND lower and AND gate is disable. $\therefore S=1$ and $R=0$.

- i.e. the flip-flop is set i.e. $Q=1$ $Q̄=0$.

2] when $D=0$.

the upper AND gate is disable and lower.

$\therefore S=0$ & $R=1$

i.e. flip-flop is Reset i.e. $Q=0$, $Q̄=1$.



॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥
- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

Digital Electronics
VIVEKANAND COLLEGE, KOLHAPUR
(An Empowered Autonomous Institute)

Assignment

Student's Sign :

Seat No./ Roll No. : 7252

Seat No./ Roll No.
In words Seven Two

Five Two

06592


प्र. क्र.

Q. No.

Q1

i. Positive edge-triggered flip-flop changes its state when a) Low-to-High transition of clock

02 ii. When the set is disable (0) and reset is enable (1) in S-R flip-flop then the output will be (b) reset



प्र. क्र.

Q. No.

Q2

1) 2) The Flip-Flop goes into Reset condition
 $Q=0, \bar{Q}=1$

3) $S=1$ & $R=0$

i.e The Lower AND gate enables
 $\therefore S'=1$ and $R=0$

In This condition The Flip-Flop goes into Set condition $Q=1, \bar{Q}=0$


4) $S=1$ & $R=1$

i.e Both AND gate enable

Thus $\therefore S'=1$ & $R'=1$

This is known as Race condition or Forbidden in this state the output are random

CLK	R	S	Q	$\bar{Q}$
0	x	x	L.S	L.S
1	0	0	$Q_{n+1}=Q$	L.S
1	0	1	1	0
1	1	0	0	1
1	1	1	Forbidden	



04

Section

Q. No.


Marks

प्र. क्र.

Q. No.

Q2

3.



CLK	D	S	R	Q	$\bar{Q}$
0	x	0	0	$Q_{n+1} = Q$	$\bar{Q}_{n+1} = \bar{Q}$
1	1	1	0	1	0
1	0	0	1	0	1

- The D Flip-Flop is used to store & keep high (1) bit or (0) Low bit, it is a solution to ^{avoid} forbidden state of Flip-Flop. It is constructed by adding a not gate and only D as signal.



When Clock = 0 Both AND gate is disable
 ∴ $S = 0$ & $R = 0$ i.e. the Flip-Flop goes into Last state $Q_{n+1} = Q$

- When Clock = 1, There are ~~Four~~ ^{Two} conditions.

1) When $D = 1$

The upper is enable and Lower AND gate is disable

∴ $S = 1$ and $R = 0$

• i.e. the Flip-Flop is set i.e. $Q = 1$, $\bar{Q} = 0$

2) When $D = 0$

The upper AND gate is disable and Lower AND is enable

∴ $S = 0$ & $R = 1$

i.e. Flip-Flop is Reset i.e. $Q = 0$, $\bar{Q} = 1$



॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥
- शिक्षणमहर्षी डॉ. बापूजी साबुळे

Sambuddhi Hina



VIVEKANAND COLLEGE, KOLHAPUR
(An Empowered Autonomous Institute)

Assignment

Student's Sign : S.H. Agale

Seat No. / Roll No. : 7296

Seat No. / Roll No. Seven thousand
In words two hundred Ninety

06510 six

प्र. क्र.

Q. No.

Analog Electronics - II

Q. 1

i) a) current


ii) b) heavily

Q. 2

② Define α and $\beta \rightarrow$

The ratio of collector ~~emitter~~ current to the emitter current is called dc current gain. It is denoted by α_{dc} .

$$\therefore \alpha_{dc} = \frac{I_c}{I_E}$$



The ratio of collector current to the base current is called dc current gain. It is denoted by β_{dc} .

प्र. क्र.

Q. No.

$$\therefore \beta_{dc} = \frac{I_c}{I_B}$$

Relation between α_{dc} and β_{dc}

Since we know, $I_E = I_B + I_c \dots (1)$

$$\alpha_{dc} = \frac{I_c}{I_B} \dots (2)$$

$$\beta_{dc} = \frac{I_c}{I_B} \dots (3)$$

$$\therefore I_E = I_B + I_c$$

Dividing by I_c on both sides,


$$\therefore \frac{I_E}{I_c} = \frac{I_B}{I_c} + 1$$

$\therefore$ From eqn (2) & (3),

$$\alpha_{dc} = \frac{I_c}{I_B} + 1$$

$$\therefore \alpha_{dc} = 1 + \beta_{dc}$$

$$\therefore \alpha_{dc} = \frac{\beta_{dc}}{1 + \beta_{dc}}$$



प्र. क्र.
Q. No.

Now,
$$\frac{I}{\alpha_{dc}} = \frac{I}{\beta_{dc}} + I$$

$$\therefore \frac{I}{\alpha_{dc}} - I = \frac{I}{\beta_{dc}}$$

$$\therefore \frac{I}{\beta_{dc}} = \frac{I - \alpha_{dc} I}{\alpha_{dc}}$$

$$\therefore \boxed{\beta_{dc} = \frac{\alpha_{dc}}{1 - \alpha_{dc}}}$$


$\therefore$ Relation of α & β .

$$\alpha_{dc} = \frac{\beta_{dc}}{1 + \beta_{dc}}$$

$$\beta_{dc} = \frac{\alpha_{dc}}{1 - \alpha_{dc}}$$



④ Diagram $\rightarrow$



04

Section

Q. No.

Marks

Explain →

प्र. क्र.

Q. No.

① The NPN Transistor with forward bias to emitter base junction and reverse bias to collector base junction.

② The forward bias causes the electrons in N-type emitter to emit electrons to the base.

③ The consists of I_E current.

④ The electrons combines with holes.

⑤ As the base is lightly doped and thin.



∴ The few electrons combines with holes (less than 2%).

⑥ It consists of I_B current.

⑦ Remainder electrons (more than 98%) cross to the collector.

⑧ It consists of I_C current.

⑨ Diagram →



Explanation →

① The PNP transistor with the forward bias to emitter base junction & reverse bias to collector base junction.

② The forward bias causes holes in p-type which flow towards base. which combines with electrons.